

Cyborg N5-H Schematic

Intel TGL-H EVT

2020/07/30

<https://vinafix.com>

REV : X00

DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Cyborg N5-H

Rev


X00

Date: Friday, November 13, 2020

Sheet 1 of 106

Project Code : QRQY00000944
PCB P/N : 19844-SA
Revision : X01

Cyborg N5-H System Block Diagram



CHARGER	
ISL9538	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
SY8288CRAC-GP	45
SY8288BRAC-GP	
INPUTS	OUTPUTS
DCBATOUT	3D3V PWR 3D3V S5 5V PWR 5V S5
CPU Core Power	
NCP81215MNTXG	46-50
NCP302045MNTWG*5	
NCP302035LMNTWG	
INPUTS	OUTPUTS
DCBATOUT	VCC CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DCBATOUT	+VCCSA
DDR4 SUS	
TPS51486RJR-GP	51
INPUTS	OUTPUTS
DCBATOUT	1D2V S3 0D6V S0
3D3V S5	2D5V S3
CPU VCCPRIM_CORE	
1V	11
INPUTS	OUTPUTS
1D0V S5	+VCCPRIM CORE
CPU DCDC-V1D00A	
A022262QI-10-GP-U	53
INPUTS	OUTPUTS
DCBATOUT	1D0V S5
LDO-V1D8V	
APL5934KAI-TRG-GP-U54	
INPUTS	OUTPUTS
3D3V S5	1D8V S5
5V/3V S0	
G2898KD1U-GP	40
INPUTS	OUTPUTS
5V S5	5V S0
3D3V S5	3D3V S0
1D8V VGA_S0	
G2898KD1U-GP	86
INPUTS	OUTPUTS
3D3V S0	1D8V VGA_S0
1V_VGACORE_S0	
MP86941GQVT-Z-GP	85
INPUTS	OUTPUTS
DCBATOUT	1V_VGACORE_S0
0D95V VGA_S0	
RT5797ALGQW-GP	86
INPUTS	OUTPUTS
DCBATOUT	0D95V_VGA_S0
1D35V VGA_S0	
RT8816BGQW-GP	86
INPUTS	OUTPUTS
DCBATOUT	1D35V_VGA_S0

eDP

55 eDP_TX_CPU_N3 <<< ---
55 eDP_TX_CPU_P3 <<< ---
55 eDP_TX_CPU_N2 <<< ---
55 eDP_TX_CPU_P2 <<< ---
55 eDP_TX_CPU_N1 <<< ---
55 eDP_TX_CPU_P1 <<< ---
55 eDP_TX_CPU_N0 <<< ---
55 eDP_TX_CPU_P0 <<< ---
55 eDP_AUX_CPU_P <<< ---


USB-C Port1

71 USB1_TCSS_TX_N0 <<< ---
71 USB1_TCSS_TX_P0 <<< ---
71 USB1_TCSS_TX_N1 <<< ---
71 USB1_TCSS_TX_P1 <<< ---
71 USB1_TCSS_TX_N1 <<< ---
71 USB1_TCSS_RX_P0 <<< ---
71 USB1_TCSS_RX_N1 <<< ---
71 USB1_TCSS_RX_P1 <<< ---
71 USB1_TCSS_AUX_N <<< ---
71 USB1_TCSS_AUX_P <<< ---

Others

20 AUD_AZACPU_SDI <<< ---
20 AUD_AZACPU_SDO_R >>> ---
20 AUD_AZACPU_SCLK >>> ---

57 DP3_DDI_TX_P0 <<< ---
57 DP3_DDI_TX_N0 <<< ---
57 DP3_DDI_TX_P1 <<< ---
57 DP3_DDI_TX_N1 <<< ---
57 DP3_DDI_TX_P2 <<< ---
57 DP3_DDI_TX_N2 <<< ---
57 DP3_DDI_TX_P3 <<< ---
57 DP3_DDI_TX_N3 <<< ---





1D05V_VCCSTG

R402
1KR2J-1-GP
CPU_EAR


AUD_AZACPU_SDI R406 1 20R2J-3-GP AUD_AZACPU_SDI_R

<Core Design>





46 VCCCORE_SENSE <<<-
46 VSSCORE_SENSE <<<-
50 VSSAUX_SENSE <<<-
50 VCCAUX_SENSE <<<-



Layout Note:

1. Place close to CPU within 2"
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil

PH at PWR side

34~48A

1D8V_VCCIN_AUX

CPU1L

12 OF 15

For BPM, XDP

1D05V_VCCIO_OUT
1D05V_VCCST 970mA

1D05V_VCCSTG_FUSE

1D05V_VCCSTG_OUT

1D05V_VCCSTG_FPGM

0.5A

1D8V_PCH_C10

34~48A

1D8V_VCCIN_AUX

340mA

1D05V_VCCSTG_OUT
1D05V_VCCSTG_FUSE
1D05V_VCCSTG_FPGM
1D8V_S5
1D8V_PCH_C10

0.5A

DY

DY

4.3A

1D2V_S3

0.5A

1D8V_PCH_C10





DY










1D2V_S3

Vinafix.com


<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (VCCIN_AUX/VCCST/VCCSTG/VCCDD2/Others)			
Size A3	Document Number	Rev	
	Cyborg N5-H	X00	
Date: Friday, November 13, 2020	Sheet 8	of 106	





20200708
Change to 2.5V 7343H40



Vinafix.com

Need Check with XPS & NTD

GPIO	GPP_C5	SPI_SI	GPP_H15	GPP_J2	SPI_IO_2	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_J4)	
Schematic								
High	ESPI Disable	Enable No Reboot mode	JTAG ODT is Enable	24 MHz	Disable	Disable Flash Descriptor Security	INTEGRATED CNVI DISABLE	
Low	Enable = default=	Disable No Reboot mode	JTAG ODT is Disable	38.4 MHz = default=	Enable	Enable Flash Descriptor security measures	INTEGRATED CNVI ENABLE	
GPIO	TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	SPI_IO_3	GPP_B18	GPD_7	
Schematic								
High	DDP4_T2/TBT_LSX0/MSB_LS0 pins at 3.3V	3.3V	3.3V	3.3V	Disable	DFXTESTMODE DISABLED (DEFAULT)		
Low	DDP4_T2/TBT_LSX0/MSB_LS0 pins at 1.8V	1.8V	1.8V	1.8V	Enable	DFXTESTMODE ENABLED		
GPIO	GPP_B14/SPKR	https://vinafix.com						
Schematic								
High	TOP SWAP ENABLED							
Low	DISABLE							
XTAL INPUT MODE HIGH : XTAL INPUT IS SINGLE ENDED LOW : XTAL IS ATTACHED								















<https://vinafix.com>

XTAL INPUT MODE
HIGH : XTAL INPUT IS SINGLE ENDED
LOW : XTAL IS ATTACHED

Original Ref.

GPP_C5	SPI0_MOSI	GPP_H15 / SML3ALERT#	GPP_J2/ CNV_BRI_DT	SPI0_IO2	GPP_R2 / HDA_SDO	GPP_J4/ CNV_RGI_DT	GPP_G13/ TBT_LSX0_VCC config	GPP_G15/ TBT_LSX1_VCC config	GPP_G9/ TBT_LSX2_VCC config
ESPI LOW : ESPI IS DISABLED High : ESPI IS Enabled WEAK INTERNAL PD	External pull-up is required. Recommend 4-7 kohm pull up. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling.	JTAG ODT DISABLE HIGH : JTAG ODT DISABLED LOW : JTAG ODT ENABLED	XTAL SELECT-1 HIGH -> 24 MHz LOW -> 38.4 MHz	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling.	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling.	This stop does not have an internal pull-up or pull-down. A weak internal pull-up is required. On-Integrated CNV disabled. Note: When a IOT component is connected to the PCI CNV interface, the device internal pull-down resistor will pull the stop low to enable CNV interface.			
GPP_G11/ TBT_LSX3_VCC config	SPI0_IO3	DBG_PMODE	GPP_B18/ GSPI0_MOSI	GPD7	GPP_B14 / SPKR	GPP_C2/ SMBALERT#	GPP_B23/ SML1ALERT#	GPP_H12/ SML2ALERT#	GPP_B22/ GSPI1_MOSI
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling.	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling.	This stop has a 20 kohm ± 30% internal pull-up. This stop should sample HIGH. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-up is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.	No REBOOT HIGH : NO REBOOT LOW : REBOOT ENABLED WEAK INTERNAL PD	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after DSW_PMODE is high. 2. This signal is in the DSW well.	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.	This stop has a 20 kohm ± 30% internal pull-down. This stop should sample LOW. There should NOT be any on-board device driving it to opposite direction during stop sampling. Notes: 1. The internal pull-down is disabled after R3SMR16 de-asserts. 2. This signal is in the primary well.

Core Design



<https://vinafix.com>

Vinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin 1st Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR (DDR4-CHA)**

Size: A2 Document Number: **Cyborg N5-H** Rev: **X00**

Date: Friday, November 13, 2020 Sheet: 12 of 106

M_B_A0 5
M_B_A1 5
M_B_A2 5
M_B_A3 5
M_B_A4 5
M_B_A5 5
M_B_A6 5
M_B_A7 5
M_B_A8 5
M_B_A9 5
M_B_A10 5
M_B_A11 5
M_B_A12 5
M_B_A13 5
M_B_A14 5
M_B_A15 5
M_B_A16 5

M_B_BA0 5
M_B_BA1 5
M_B_BA2 5
M_B_BA3 5
M_B_BA4 5
M_B_BA5 5
M_B_BA6 5
M_B_BA7 5
M_B_BA8 5
M_B_BA9 5
M_B_BA10 5
M_B_BA11 5
M_B_BA12 5
M_B_BA13 5
M_B_BA14 5
M_B_BA15 5
M_B_BA16 5

M_B_CLK_P0 5
M_B_CLK_N0 5
M_B_CLK_P1 5
M_B_CLK_N1 5

M_B_CKE0 5
M_B_CKE1 5

M_B_CS0_N 5
M_B_CS1_N 5


M_B_ODT0 5
M_B_ODT1 5

CPU_SMB_SDA_RAM 12,20
CPU_SMB_SCL_RAM 12,20


SM_DRAMRST_N 12,16
M_B_ACT_N 5
M_B_ALERT_N 5

M_B_PARITY 5
M_B_VREF_CNTB 5

M_B_DQS_DN0 <<< M_B_DQS_DN7:0 5
M_B_DQS_DP0 <<< M_B_DQS_DP7:0 5




M_B_DQ[0:7]
M_B_DQ[8:15]
M_B_DQ[16:23]
M_B_DQ[24:31]
M_B_DQ[32:39]
M_B_DQ[40:47]
M_B_DQ[48:55]
M_B_DQ[56:63]



Vinafix.com


<https://vinafix.com>

<Core Design>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title DDR (RSVD) (DDR4-CHA1)		
Size A4	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020		Sheet 14 of 106

<https://vinafix.com>



SSD2





SSD2




Reserve by NON DS3 function 20150413



ZZ.00PCH.021



Power on sequence for G3 sharing



<Core Design>

DELL **Wistron Corporation**
21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (PCIE/SATA/RTC)**

Size A2	Document Number Cyborg N5-H	Rev X0
Date: Friday, November 13, 2020	Sheet 17 of 106	

24.25 SPI_CS_ROM_N1 >>>

USB2

72 USB1_USB20_P >>>
72 USB1_USB20_N >>>
35 USB2_USB20_P >>>
35 USB2_USB20_N >>>
55 CCD_USB20_P >>>
55 CCD_USB20_N >>>
61 BT_USB20_P >>>
61 BT_USB20_N >>>

66 USB3_USB20_P >>>
66 USB3_USB20_N >>>
66 CARD1_USB20_P >>>
66 CARD1_USB20_N >>>
66 FP1_USB20_P >>>
66 FP1_USB20_N >>>
35 USB2_USB30_TX_N >>>
35 USB2_USB30_TX_P >>>
35 USB2_USB30_RX_N >>>
35 USB2_USB30_RX_P >>>

Others

6 THERMTRIP_CPU_N <<<
6 PCH_2_CPU_TRIGGER >>>
6 CPU_2_PCH_TRIGGER <<<

24.53 PM_SLP_SUS# <<<

24.25.91 SPI_SO_CPU >>>

11.24.25 SPI_SI_CPU <<<

11.24.25 SPI_WP_CPU <<<

24.25 SPI_CS_ROM_N0 <<<

24.25.91 SPI_CLK_CPU <<<

24 SYS_PWROK <<<


91 SPI_CS_CPU_N2 <<<

66 USB3_USB30_TX_N <<<

66 USB3_USB30_TX_P <<<

66 USB3_USB30_RX_N <<<

66 USB3_USB30_RX_P <<<



USB3.0 TYPE A (MB)

USB3.0 Type A (IO)

BT

Card Reader



Finger Print

USB3 TYPE C

Camera

USB2.0 Type A MB

USB2.0 Type A IO Board



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

File PCH (USB31/USB2/SPI/XTAL)

Size Document Number Cyborg N5-H Rev X00

Date: Friday, November 13, 2020 Sheet 16 of 106

```

63  SSD2_CLK_CPU_P <<< _____
63  SSD2_CLK_CPU_N <<< _____

63  SSD_CLK_CPU_P  >>> _____
63  SSD_CLK_CPU_N  >>> _____

```

```

76 GFX_CLK_CPU_P
76 GFX_CLK_CPU_N

```

```

61 WLAN_CLK_CPU_P
61 WLAN_CLK_CPU_N

```

6,19 CPU_WAKE >>>—

```
61 CNV_WT_DP1 <--> |
61 CNV_WT_DN1 <--> |
61 CNV_WT_DP0 <--> |
61 CNV_WT_DN0 <--> |
61 CNV_WT_CLKP <--> |
61 CNV_WT_CLKN <--> |

61 CNV_WR_DP1 <--> |
61 CNV_WR_DN1 <--> |
61 CNV_WR_DP0 <--> |
61 CNV_WR_DN0 <--> |
61 CNV_WR_CLKP <--> |
61 CNV_WR_CLKN <--> |
```

```

6 CPU_JTAG_TRST_N    <<<—
6 CPU_PWRGD          <<<—
    6.19 CPU_WAKE     >>>—

```

```


6 BCLK_CLK_PCH_P      <<<
6 BCLK_CLK_PCH_N      <<<

6 PCH_CPU_NSSC_CLK_DP <<<
6 PCH_CPU_NSSC_CLK_DN <<<

6 PCIBCLK_CLK_PCH_P   <<<
6 PCIBCLK_CLK_PCH_N   <<<

6 CPU_RTC_CLK          <<<

```



Vinafix.com


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (CLK/CNVi)**

Size A3	Document Number <i>Cyborg N5-H</i>	Rev <i>X00</i>
Date: Friday, November 13, 2020	Sheet 19 of 106	









20191101_Ricky
 440 VCCST_OVERRIDE <<<
 52 VSSAUX_PCH_SENSE <<<
 52 VCCAUX_PCH_SENSE <<<

From AK21

1.3A



PCH-TIGER-LAKE-1-GP-U1
 ZZ.00PCH.021





PH/PL 100R at VR side.






1.5A

200mA

200mA



Must take care this power layout and add shield GND.



<https://vinafix.com>

Vinafix.com

PCH1H 8 OF 9		
A17	VSS_163 VSS_240	AJ23
A2	VSS_164 VSS_241	AJ25
A28	VSS_165 VSS_242	AJ27
A3	VSS_166 VSS_243	AJ28
A33	VSS_167 VSS_244	AY5
A37	VSS_168 VSS_245	AK12
A4	VSS_169 VSS_246	AK17
A41	VSS_170 VSS_247	B1
A45	VSS_171 VSS_248	B2
A46	VSS_172 VSS_249	B4
A48	VSS_173 VSS_250	B46
AA12	VSS_174 VSS_251	B48
AA13	VSS_175 VSS_252	B49
AA20	VSS_176 VSS_253	B6
AA22	VSS_177 VSS_254	BA41
AA23	VSS_178 VSS_255	BA43
AA25	VSS_179 VSS_256	BA49
AA29	VSS_180 VSS_257	BA9
AA30	VSS_181 VSS_258	BB25
AA32	VSS_182 VSS_259	BB44
AA33	VSS_183 VSS_260	B88
AA35	VSS_184 VSS_261	BC11
AA37	VSS_185 VSS_262	BC15
AA49	VSS_186 VSS_263	BC19
AA5	VSS_187 VSS_264	BC24
AB28	VSS_188 VSS_265	BC25
AC13	VSS_189 VSS_266	BC26
AC18	VSS_190 VSS_267	BC31
AC35	VSS_191 VSS_268	BC35
AC37	VSS_192 VSS_269	BC39
AC4	VSS_193 VSS_270	BC41
AC45	VSS_194 VSS_271	BC9
AC5	VSS_195 VSS_272	BF1
AC9	VSS_196 VSS_273	BF13
AD11	VSS_197 VSS_274	BF2
AD12	VSS_198 VSS_275	BF42
AD13	VSS_199 VSS_276	BF48
AD15	VSS_200 VSS_277	BF49
AD17	VSS_201 VSS_278	BG17
AD18	VSS_202 VSS_279	BG2
AD28	VSS_203 VSS_280	BG22
AD35	VSS_204 VSS_281	BG25
AD37	VSS_205 VSS_282	BG28
AD45	VSS_206 VSS_283	BG33
AD49	VSS_207 VSS_284	BG37
AD5	VSS_208 VSS_285	BG41
AD6	VSS_209 VSS_286	BG48
AD8	VSS_210 VSS_287	BG9
AD9	VSS_211 VSS_288	C1
AE12	VSS_212 VSS_289	C12
AE13	VSS_213 VSS_290	C24
AE15	VSS_214 VSS_291	C4
AE17	VSS_215 VSS_292	C49
AE18	VSS_216 VSS_293	C7
AE35	VSS_217 VSS_294	D1
AE37	VSS_218 VSS_295	D13
AE45	VSS_219 VSS_296	D2
AE5	VSS_220 VSS_297	D24
AF28	VSS_221 VSS_298	D25
AG1	VSS_222 VSS_299	D33
AG12	VSS_223 VSS_300	D37
AG17	VSS_224 VSS_301	D48
AG20	VSS_225 VSS_302	D49
AG22	VSS_226 VSS_303	D7
AG23	VSS_227 VSS_304	E13
AG25	VSS_228 VSS_305	E15
AG27	VSS_229 VSS_306	E19
AG28	VSS_230 VSS_307	E22
AG35	VSS_231 VSS_308	E24
AG37	VSS_232 VSS_309	E25
AG49	VSS_233 VSS_310	E26
AH12	VSS_234 VSS_311	E31
AH13	VSS_235 VSS_312	E33
AH15	VSS_236 VSS_313	E35
AH35	VSS_237 VSS_314	E37
AH38	VSS_238 VSS_315	E39
	VSS_239 VSS_316	E9
		AW11
		AW24
		F25

GP PCH-TIGER-LAKE-1-GP-U1
ZZ.00PCH.021


















PCH1I 9 OF 9		
AW25	VSS_1 VSS_78	F42
AW39	VSS_2 VSS_79	F8
AY25	VSS_3 VSS_80	G1
AY43	VSS_4 VSS_81	G41
AY5	VSS_5 VSS_82	G48
AY7	VSS_6 VSS_83	G49
B1	VSS_7 VSS_84	G9
B2	VSS_8 VSS_85	H25
B4	VSS_9 VSS_86	H43
B46	VSS_10 VSS_87	H8
B48	VSS_11 VSS_88	J11
B49	VSS_12 VSS_89	J25
B6	VSS_13 VSS_90	J39
BA41	VSS_14 VSS_91	J9
BA43	VSS_15 VSS_92	K11
BA49	VSS_16 VSS_93	K39
BA9	VSS_17 VSS_94	K45
BB25	VSS_18 VSS_95	K5
BB44	VSS_19 VSS_96	L14
B88	VSS_20 VSS_97	L25
BC11	VSS_21 VSS_98	M12
BC15	VSS_22 VSS_99	M17
BC19	VSS_23 VSS_100	M19
BC24	VSS_24 VSS_101	M21
BC25	VSS_25 VSS_102	M22
BC26	VSS_26 VSS_103	M24
BC31	VSS_27 VSS_104	M25
BC35	VSS_28 VSS_105	M26
BC39	VSS_29 VSS_106	M28
BC41	VSS_30 VSS_107	M29
BC9	VSS_31 VSS_108	M31
BF1	VSS_32 VSS_109	M33
BF13	VSS_33 VSS_110	M38
BF2	VSS_34 VSS_111	M49
BF42	VSS_35 VSS_112	M5
BF48	VSS_36 VSS_113	P12
BF49	VSS_37 VSS_114	P21
BG17	VSS_38 VSS_115	P24
BG2	VSS_39 VSS_116	P25
BG22	VSS_40 VSS_117	P28
BG25	VSS_41 VSS_118	P38
BG28	VSS_42 VSS_119	P4
BG33	VSS_43 VSS_120	P45
BG37	VSS_44 VSS_121	P5
BG41	VSS_45 VSS_122	R21
BG48	VSS_46 VSS_123	R24
BG9	VSS_47 VSS_124	R25
C1	VSS_48 VSS_125	R28
C12	VSS_49 VSS_126	T1
C24	VSS_50 VSS_127	T12
C4	VSS_51 VSS_128	T15
C49	VSS_52 VSS_129	T17
C7	VSS_53 VSS_130	T33
D1	VSS_54 VSS_131	T38
D13	VSS_55 VSS_132	T49
D2	VSS_56 VSS_133	U19
D24	VSS_57 VSS_134	U21
D25	VSS_58 VSS_135	U22
D33	VSS_59 VSS_136	U24
D37	VSS_60 VSS_137	U25
D48	VSS_61 VSS_138	U26
D49	VSS_62 VSS_139	U28
D7	VSS_63 VSS_140	U29
E13	VSS_64 VSS_141	U31
E15	VSS_65 VSS_142	V12
E19	VSS_66 VSS_143	V17
E22	VSS_67 VSS_144	V21
E24	VSS_68 VSS_145	V22
E25	VSS_69 VSS_146	V24
E26	VSS_70 VSS_147	V25
E31	VSS_71 VSS_148	V26
E33	VSS_72 VSS_149	V33
E35	VSS_73 VSS_150	V38
E37	VSS_74 VSS_151	V5
E39	VSS_75 VSS_152	W27
E9	VSS_76 VSS_153	W28
AW11	VSS_77 VSS_154	W30
AW24	VSS_155	W44
F25	VSS_156	Y12
	VSS_157	Y13
	VSS_158	Y15
	VSS_159	Y17
	VSS_160	Y18
	VSS_161	Y32
	VSS_162	Y38

GP PCH-TIGER-LAKE-1-GP-U1
ZZ.00PCH.021






<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		PCH (VSS)	
Size	Document Number	Rev	
A3	Cyborg N5-H	X00	
Date:	Friday, November 13, 2020	Sheet	23 of 106






Main Func = KBC



#	MODEL_ID(GPIO202)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	GTX 15' DIS	100K	10K	3
2	GTX 16' DIS	100K	17.8K	2.801
3	RTX 16' DIS	100K	27K	2.598
4		100K	37.4K	2.402
5	GTX 16' UMA	100K	49.9K	2.201
6	GTX 15' UMA	100K	64.9K	2.001
7		100K	82.5K	1.808
8		100K	107K	1.594
9		100K	154K	1.299
10		100K	200K	1.1



#	Board_ID(GPIO155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	X00	100.0K	10.0K	3
2	X01	100.0K	17.8K	2.801
3	X02	100.0K	27.0K	2.598
4	X03(Reserved)	100.0K	37.4K	2.402
5	A00	100.0K	49.9K	2.201
6	A01	100.0K	64.9K	2.001
7	A02	100.0K	82.5K	1.808
8	A03	100.0K	107K	1.594
9	Reserved	100.0K	154K	1.299
10	Reserved	100.0K	200K	1.1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5
14	Reserved	100.0K	TBD	0.3



SSID = Flash.ROM SPI FLASH ROM (32M byte) for PCH

18,24 SPI_CS_ROM_N0 >>>
 18,24,91 SPI_SO_CPU <<<
 11,18,24 SPI_WP_CPU <<
 11,18,24 SPI_HOLD_CPU <<>>
 18,24,91 SPI_CLK_CPU >>>
 11,18,24,91 SPI_SI_CPU >>>

18,24 SPI_CS_ROM_N1 >>>


20 RTC_DET#_PCH <<<

24 RTCRST_ON >>>

24 VCCDSW_EN# >>>

17,40,45 3V_5V_POK >>>

53 3V_5V_DSW_OK <<<






R2521.R2524.R2518.R2526.R2520 R2523.R2517.R2525.R2519.R2522	
SPI ROM	33 ohm 64.33R05.6DL
SHARE ROM	15 ohm 63.15034.1DL

Main Func = RTC

<https://vinafix.com>


RTC GEN9



<Core Design>


Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Flash/RTC	
Size Custom	Document Number
Date: Friday, November 13, 2020	Rev X00
Sheet 25	of 106

Main Func = Thermal Sensor




T_CRIT# ;ALERT# :Open-drain output pin with 12 mA sink capability


TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



PWM FAN1



PWM FAN2



<Core Design>


DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **INT IO (Thermal/Fan)**

Size: **Document Number** **Cyborg N5-H** **Rev** **X00**

Date: **Friday, November 13, 2020** **Sheet** **26** **of** **106**



Main Func = Audio

27 AUD_SPK_L+ >>>>
27 AUD_SPK_L- >>>>
27 AUD_SPK_R+ >>>>
27 AUD_SPK_R- >>>>

21 SPK_ID >>>>
27,29 LINE1_L >>>>
27,29 LINE1_R >>>>

From Codec

27 MIC2_VREFO >>>>

27 AUD_HP1_JACK_L >>>>

27,29 LINE1_L >>>>

27,29 LINE1_R >>>>

27 AUD_HP1_JACK_R >>>>

27 LINE1_VREFO >>>>

To IO Board

27,66 AUD_RING <<<<



66 AUD_HP1_JACK_L1 <<<<

66 AUD_HP1_JACK_R1 <<<<


27,66 AUD_SLEEVE <<<<

Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power



Speaker



12/17 Clark move close to connector



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio (HP/SPK/MIC Jack)
Size	Document Number	Rev	X00
Custom	Cyborg N5-H		

Date: Friday, November 13, 2020 Sheet 29 of 106

<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 30 of	106

Vinafix.com

<https://vinafix.com>

<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 32 of	106

SSID = Card Reader

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

Cyborg N5-H

Rev

X00

Date: Friday, November 13, 2020

Sheet 33 of 106

5

4

3

2

1

D

D

C

C

B

B


A

A

<https://vinafix.com>

Vinafix.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 34 of	106





5

4

3



2

1









From Host
to USB3.0 conn

From Host



<https://vinafix.com>



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

<Core Design>

DELL Wistron Corporation

21F, 8F, Sec.1, Hsin Tai Wu Rd., Machin,
Tainan Hsien 723, Taiwan, R.O.C.


File **USB (REAR IO/ USB3.0 Conn)**

Size Custom Document Number **Cyborg N5-H** Rev **X00**

Date: Friday, November 13, 2020 Sheet 35 of 108

<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 36 of	106

<https://vinafix.com>

Vinafix.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 37 of	106

SSID = USB3.0 Redrivere

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD)

Size

Document Number

Rev

A4

Cyborg N5-H


X00

Date: Friday, November 13, 2020

Sheet 38 of 106

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sequence(RSVD)

Size

Document Number

Custom

Cyborg N5-H

Date

Friday, November 13, 2020

Rev

X00

Sheet

39

Mod

01

For

106

Wistron Confidential document. No one can not
reproduce, modify, forward or use for any other purpose
without get Wistron permission


Power Sequence

5V_S0 3D3V_S0 ROSA Run Power


5V_S0 Consumption
Peak current 5A

3D3V_S0 Consumption
Peak current 2.5A

6A Continuous Switch current per channel







IV_VCCST




teknisi indonesia

IV_VCCSTG






V_TREE




PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV _{DS}	V _{GS} =10V, I _D =250μA	20	-	-	V
Gate Threshold Voltage	V _{TH}	V _{DS} =10V, I _D =250μA	0.3	0.64	0.9	V

Power Sequence / Pull High PWRGD




[834018] Optional, Added for addition system robustness



Main Func = Power & Sequence

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sequence (DS3/S0ix)

Size

A3

Document Number

Cyborg N5-H

Date

Friday, November 13, 2020

Rev

X00

Sheet

41

of


106


	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

<https://vinafix.com>



Vinafix.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>INT IO (Current meter)</i>			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 42 of	106



[illegible]

PROG- RESISTANCE (kΩ)			DEFAULT		DEFAULT
MIN	TYP	MAX	SWITCHING FREQUENCY	Autonomous charging	DEFAULT ACTIVATION PULSE
			CELL #		
8.45			733mHz	No	1.476
14.7			15mHz	No	1.5
21.07			733mHz	No	0.476
28.0			733mHz	Yes	0.476
35.7			733mHz	Yes	1.5
43.2	2		733mHz	Yes	1.5
52.3			733mHz	Yes	0.476
61.9			15mHz	No	0.476
71.5			15mHz	No	1.5
82.4			733mHz	No	1.5
93.1			733mHz	No	0.476
105	3		733mHz	No	0.476
118			733mHz	No	1.5
133			15mHz	No	1.5
147			15mHz	Yes	0.476
162			733mHz	Yes	1.5
178			733mHz	Yes	1.5
195	4		733mHz	Yes	1.5
216			15mHz	Yes	0.476
237			15mHz	No	1.5
261			15mHz	No	1.5
287			733mHz	No	1.5
316			733mHz	No	0.476
346	1		733mHz	No	0.476




need to check the function

CHECK EE
follow customer circuits



SSID = PWR.Plane.Regulator_5V

OFFPAGE-Signal



OFFPAGE-GAP




SSID = PWR.Plane.Regulator_3D3V


OFFPAGE-Signal



OFFPAGE-GAP




SY8288C For 5V




Vinafix.com

TPS51393 For 3D3V



Tigerlake IMVP9 Power - H-line 45W 4 phase



```
H81 45W Performance
ICCMAX=110A
TDC=87A
LOADLINE=1.5m OHM
```

Performance and Baseline co-lay Bom

	Performance	Baseline
PR4627	86.6K(64.86625.6DL)	68.1K(64.68125.6DL)
PR4649	2.05K(64.20515.6DL)	DY
FC4616	0.1uF(78.10421.2FLDL)	DY
PR4619	21.5K(64.21525.6DL)	16.9K(64.16925.6DL)
PR4637	165K(64.16535.55L)	DY
PR4655	DY	2K(64.20015.6DL)

&ltCore Design>



OFFPAGE

44. PWR_VCORE_DRAIN → PWR_VCORE_DRAIN

44. PWR_VCORE_PRR → PWR_VCORE_PRR

44. PWR_VCORE_PRR → PWR_VCORE_PRR

44. PWR_VCORE_PRR → PWR_VCORE_PRR

44. PWR_VCORE_PRR → PWR_VCORE_PRR

44. PWR_VCORE_COP1 → PWR_VCORE_COP1



44. PWR_VCORE_COP1 → PWR_VCORE_COP1

44. PWR_VCORE_COP1 → PWR_VCORE_COP1


44. PWR_VCORE_COP1 → PWR_VCORE_COP1

44. PWR_VCORE_COP1 → PWR_VCORE_COP1


44. PWR_VCORE_COP1 → PWR_VCORE_COP1




Phase1




Phase2



Phase3




Phase4



<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power (RSVD)			
Size A4	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 48 of	106

Vinafix.com

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Cyborg N5-H

Rev
X00

Date: Friday, November 13, 2020




Sheet 49 of 106

OFFPAGE GAP



OFFPAGE 5


OFFPAGE_GAP




<https://vinafix.com>


Main Func = 1D8V



OFFPAGE



PH on EE Side




OFFPAGE_GAP



SY8386RHC for 1D8V

TDC : 4.16 A
IccMax : 5.52 A
OCP > 6 A

IDC:6 A



Trace used 10 mil

OCP	PR8653	PR5309
6A	DY	Stuff
8A	DY	DY
10A	Stuff	DY

$$V_{out} = 0.6V \times (1 + R1/R2) = 0.6 \times (1 + 20K/10K) = 0.6 \times 3 = 1.8V$$



https://vinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power (1D8V)**

Size: Custom Document Number: **Cyborg N5-H** Rev: **X00**

Date: Friday, November 13, 2020 Sheet 53 of 106





Vinafix.com

no need VNN/V1P05V
Power for Volume design!!

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Power (VCCIO/VCC_PRIM /BYPSS/ 12V		
Size Custom	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2009		Sheet 54 of 106






<https://vinafix.com>

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.3, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Display (CRT/IR Camera)			
Size Custom	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020	Sheet 56 of 106		

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Display (DP Conn/Redriver / DVI)		
Size A	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020	Sheet 58 of	106

5

4

3

2

1

D

D

C

C

B

B


A

A

Vinafix.com

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Display (Backlight PWR)</i>			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 59 of	106

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (HDD/ODD)			
Size A4	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 60 of	106

5


4

3

2

1

Main Func = WLAN




SSID = Wireless

<https://vinafix.com>




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (RSVD) WWAN			
Size A	Document Number Cyborg N5-H		Rev X00
Date:	Friday, November 13, 2020	Sheet 62 of	106


Main Func = Power BTN

24.66 LID_CL_SIO# <<< _____
24.64 KBC_PWRBTN# <<< _____
66 KBC_PWRBTN#_R <<< _____
66.67 LID_CLOSE#_R >>> _____




0614 Layout HT


close to IOBD1




Battery LED1 (WHITE LED)
Low activated from KBC GPIO



Battery LED2 (AMBER LED)
Low activated from KBC GPIO



SATA LED




17 PM_RSMRST# <<> _____
24.44 HW_ACAV_IN <<> _____
24.64 KBC_PWRBTN# <<< _____

KBC



24 M_BIST <<> _____
24 CHG_AMBER_LED# <<> _____

M-BIST for G10 (Proposed schematic)
follow bandon



<Core Design>

Main Func = TPAD




Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(P2S2)
8	CLK(P2S2)

Vinafix.com

Rev	
-----	--

64,66 LID_CLOSE#_R <<<—
66 LID_CL_NB# <<<—

Vinafix.com



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Sensor (Hall-Sensor)**

Size
A

Document Number

Cyborg N5-H

Rev

X00

Date: Friday, November 13, 2020

Sheet 67

of

106

Main Func = Debug

20 ESPI_CPU_IO0_DBG
20 ESPI_CPU_IO1_DBG
20 ESPI_CPU_IO2_DBG
20 ESPI_CPU_IO3_DBG
20 ESPI_CPU_CLK_DBG
20,24 ESPI_CPU_CS_N
20,24 ESPI_CPU_RST_N
20 UART_2_CTXD_DRXD
20 UART_2_CRXD_DTXD

20200206

X01 20161223 change

3D3V_S0

24 HOST_DEBUG_TX >>>
UART_2_CRXD_DTXD
UART_2_CTXD_DRXD


R6801 1
R6803 1
R6802 1

DY
DEBUG
DEBUG

2 0R2J-2-GP
0R2J-2-GP
0R2J-2-GP

HOST_DEBUG_TX CON
UART_2_CRXD_DTXD CON
UART_2_CTXD_DRXD CON

Debug Connector



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Debug (LPC debug)**

Size
Custom

Document Number

Cyborg N5-H

Rev

X00

Date: Friday, November 13, 2020

Sheet 68 of 106

5

4

3

2

1

D

D

C

C

B


B

A

A

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Sensor (RSVD)			
Size A4	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 69 of	106

5




4

3



2

1

SSID = Free Fall Sensor



<https://vinafix.com>



Vinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Sensor (G-sensor)**




















Size Custom	Document Number	Rev
	Cyborg N5-H	X00
Date: Friday, November 13, 2020		Sheet 70 of 106

Main Func = TBT



USB1




SP team on applying, only mureta have sample can meet intel request
1205F AC cap must be placed on SK lines close to SOC



Main Func = TypeC



Type-C PD



CCG6's I2C address is decided by the SWD clock pin. Don't mount R8 and R9 for the I2C address 0x08. This is the default one. Mount only R8 for the I2C address 0x40. Mount only R9 for the I2C address 0x42.









Figure 87. SMBus / SMLink Connectivity for USB Type-C PD Controller



Dell TGL Platform MOD_ID Options NEW			
Project	MOD_ID1	MOD_ID2	Description
Cyborg-TGL-H	L3	L2	TGL-H/BB8040/CCG6SF

	CCG6_ID	R7216	R7218	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.10035.6DL (100K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875




«Core Design»

DELL Wistron Corporation
21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsuehshan, Taipei Hsien 221, Taiwan, R.O.C.


File: **EXT IO (Thunderbolt2/3)/Type C CC Logic**
Size: **A2** Document Number: **Cyborg N5-H** Rev: **X00**
Date: Friday, November 13, 2020 Sheet: 72 of 106

Main Func = TypeC

USB1



<https://vinafix.com>



D7401 Need
change to
AOZ8S515UDS-20
0928

```
72 VBUS_C_CTRL_P0_GPIO >>>_____
24 TYPEC_DCIN1_EN# >>>_____
```



<https://vinafix.com>

Vinafix.com

<Core Design>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 75 of	106

Table 5. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			GB5-128	GB5B-128	
PEX_DVDD and PEX_CVDD Supply Rails					
GB5-128	1.0 μ F	X65	0402 or 0201W	4	Under GPU
GB5B-128	4.7 μ F	X65	0403	2	Under GPU
	10 μ F	X65	0805	1	Near GPU
	22 μ F	X65	0805	1	Near GPU
PEX_HVDD and PEX_PLL_HVDD Supply Rails					
GB5-128	1.0 μ F	X65	0402 or 0201W	3	Under GPU
GB5B-128	4.7 μ F	X65	0403	2	Under GPU
	10 μ F	X65	0805	2	Near GPU
	22 μ F	X65	0805	1	Near GPU




► PEX_CLKREQ# is an active-low, open-drain bi-directional signal. It must have a 10 k Ω pull-up to 1V8 AON.



1V_VGA_S0

1U 0201*4 X6S
Place under GPU




4.7U 0603*2 X6S
Place under GPU



10U 0805*2 X6S
Place near GPU




22U 0603*1 X6S
Place near GPU




1U 0201*3 X6S
Place under GPU




4.7U 0603*2 X6S
Place under GPU



10U 0805*2 X6S
Place near GPU



22U 0603*1 X6S
Place near GPU



ref sch not stuff
PDP-09900-004_v01_GB5-128_GDDR6_REF_SCH P.3

1U 0201*1 X6S
Place under GPU




10V_VGA_S0



R7607 Close to GPU

<Core Design>

Group A



Group B















Table 8.36 CKE1* and CKE2* Pull-Up Resistors

DDR5 DRAM Connectivity Mode	CKE1* Signals for Any Frame Buffer Partition	CKE2*
32-Bit Mode	Pull-up resistor, 10 kΩ to FBVDDQ	Pull-up resistor, 10K Ω to FBVDDQ





tekni indonesia

Table 3. Frame Buffer Core and ID Decoupling and Filtering

GPU	Capacitor Type	Footprint	ESR (mΩ)	ESL (pF)	Location
GB5-128	1.0μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU

GPU	Capacitor Type	Footprint	ESR (mΩ)	ESL (pF)	Location
GB5-128	1.0μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU
GB5-128	10μF	3605	12	1.2	Under GPU



<https://vinafix.com>

Vinafix.com

<https://vinafix.com>




Table 7.8 PWM-VID Spec and Component Values


PWM-VID Specification	Units	Config
Number of Voltage Levels N	Level	160
PWM Frequency F _{PWM}	kHz	475
PWM Minimum Pulse Width T _{min}	ns	6.25
VID Transient Time T	ns	1500
Component Value		
R1 (1)	Ω	6.19
R2 (1)	Ω	20.5
R3 (1)	Ω	4.32
R4 (1)	Ω	16.5
R5 (1)	Ω	8.25
C	μF	220

Table 7.9 PWM-VID Spec and Component Values

PWM-VID Specification	Units	Config
V _{min}	V	0.3
V _{max}	V	1.3
V _{boot}	V	0.8
Voltage Step V _{step}	mV	6.25
Number of Voltage Levels N	Level	160
PWM Frequency F _{PWM}	kHz	475
PWM Minimum Pulse Width T _{min}	ns	6.25
VID Transient Time T	ns	1500
Component Value		
R1 (1)	Ω	6.19
R2 (1)	Ω	20.5
R3 (1)	Ω	4.32
R4 (1)	Ω	16.5
R5 (1)	Ω	8.25
C	μF	220

MP2884A For VGA core





VGA : GN20-P0
EDP-Continuous : 52 A
EDP-Peak : 211 A





ADDR Setting

ADDR	Value	Unit
0x00	0x00	0x00
0x01	0x00	0x00
0x02	0x00	0x00
0x03	0x00	0x00
0x04	0x00	0x00
0x05	0x00	0x00
0x06	0x00	0x00
0x07	0x00	0x00
0x08	0x00	0x00
0x09	0x00	0x00
0x0A	0x00	0x00
0x0B	0x00	0x00
0x0C	0x00	0x00
0x0D	0x00	0x00
0x0E	0x00	0x00
0x0F	0x00	0x00
0x10	0x00	0x00
0x11	0x00	0x00
0x12	0x00	0x00
0x13	0x00	0x00
0x14	0x00	0x00
0x15	0x00	0x00
0x16	0x00	0x00
0x17	0x00	0x00
0x18	0x00	0x00
0x19	0x00	0x00
0x1A	0x00	0x00
0x1B	0x00	0x00
0x1C	0x00	0x00
0x1D	0x00	0x00
0x1E	0x00	0x00
0x1F	0x00	0x00

	PR8590	PR8591	PR8592	PR8593	PHASE3	PHASE4
6 Phase	DY	DY	DY	DY	at4UE	at4UE
4 Phase	10kOhm	10kOhm	DY	DY	DY	DY
3 Phase	10kOhm	10kOhm	10kOhm	DY	DY	DY
2 Phase	10kOhm	10kOhm	10kOhm	10kOhm	DY	DY




Vout MLCC




Vinafix.com





Vinafix.com



79.85 Vcore_B0_S0L_GPU
79.85 Vcore_B0_S0L_GPU
79.85 Vcore_B0_S0L_GPU
85 PWR_120V_VGA_EN
79 ADC_IN_P
79 ADC_IN_N
79 ADC_MUX_SEL_R
79 GDR_FB_EN_GPU
85 NV_MON

85 TV_VGA_EN
85 108V_MON_EN_N

79.85 PWR_VGA_CORE_EN
85.85 PWR_VGA_CORE_PG

5

4

3

2

1

D

D

C

C

B


B

A

A

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title GPU (Discharge/Sequence)	
Size A4	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 88 of	106

5


4

3


2

1

Main Func = UnusedParts




Main Func = EMI Capacitors




Main Func = RF Capacitors

Mind the voltage rating of the caps.




A large white rectangular area with a black border. In the center, there is a faint, light gray watermark that reads "https://vinafix.com". In the bottom right corner, there is a small, black and white logo for Dell, followed by the text "Wistron Corporation" and "Cyborg N5-H". Below this, there is a small table with two columns: "Part" and "Qty". The table contains one row with the value "X00" in the "Qty" column. The entire image is framed by a black border.




SSID = TPM


- 18,24,25 SPI_SO_CPU <<<
- 18,24,25 SPI_CLK_CPU >>>
- 11,18,24,25 SPI_SI_CPU >>>
- 18 SPI_CS_CPU_N2 <<<
- 20,26,61,63,71,79 PLT_RST_N >>>
- 20 PM_SLP_S0# >>>
- 20 TPM_SPI_IRQ# <<<



R9110.R9112.R9113	
SPI ROM	33 ohm 64.33R05.6DL
SHARE ROM	15 ohm 63.15034.1DL



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
INT IO (TPM)		
Size	Document Number	Rev
Custom	Cyborg N5-H	X00
Date:	Friday, November 13, 2020	Sheet 91 of 106

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

INT IO (RSVD)

Size

A3

Document Number

Cyborg N5-H

Date: Friday, November 13, 2020

Rev


X00

Sheet

92


 of

106



https://vinafix.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (RSVD)		
Size A	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020	Sheet 93	of 106

Vinafix.com

<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (RSVD)		
Size A4	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020		Sheet 94 of 106

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<https://vinafix.com>

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(RSVD)

Size A	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020	Sheet 95	of 106




<https://vinafix.com>



https://vinafix.com

Vinafix.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Commercial (RSVD)		
Size A	Document Number Cyborg N5-H	Rev X00
Date: Friday, November 13, 2020	Sheet 97	of 106

<https://vinafix.com>

<https://vinafix.com>

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(RSVD)

Size

A3

Document Number


Cyborg N5-H

Date: Friday, November 13, 2020

Sheet 99 of 106

Rev

X00








8/29 add XDP
9/26 3.3V (PU4501) ,DDR (PU5101) ,1.05V (PU5201)change to solution.



<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (RSVD)			
Size A	Document Number Cyborg N5-H		Rev X00
Date: Friday, November 13, 2020		Sheet 101 of	106

(AC mode)







PCH SMBus Block Diagram



KBC SMBus Block Diagram




Thermal Block Diagram



<https://vinafix.com>



Audio Block Diagram



5		4		3		2		1																																																			
D		C		B		A																																																					
<p>https://vinafix.com</p> <p>Vinafix.com</p>																																																											
<p><Core Design></p> <table border="1"><tr><td colspan="10">Title</td></tr><tr><td colspan="10">Cyborg N5-H</td></tr><tr><td colspan="2">Size</td><td colspan="6">Document Number</td><td colspan="2">Rev</td></tr><tr><td colspan="2">A</td><td colspan="6">Cyborg N5-H</td><td colspan="2">X00</td></tr><tr><td colspan="2">Date:</td><td colspan="4">Friday, November 13, 2020</td><td colspan="2">Sheet</td><td colspan="2">106 of 106</td></tr></table>										Title										Cyborg N5-H										Size		Document Number						Rev		A		Cyborg N5-H						X00		Date:		Friday, November 13, 2020				Sheet		106 of 106	
Title																																																											
Cyborg N5-H																																																											
Size		Document Number						Rev																																																			
A		Cyborg N5-H						X00																																																			
Date:		Friday, November 13, 2020				Sheet		106 of 106																																																			
5		4		3		2		1																																																			
D		C		B		A																																																					